Voltai

Post-Silicon Validation Engineer

Voltai · Palo Alto, CA
Palo Alto, CA Posted 2026-10-19
Type
Full-time
Experience
5+ yr

About Voltai

Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.

About the Team

Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.

About this Role

You'll make sure first silicon works. You'll own bring-up and validation on real silicon programs with leading semiconductor companies while helping Voltai's AI learn from what happens after tapeout.

What You’ll Do

  • Plan and execute post-silicon bring-up and validation for SoCs and IP.
  • Develop validation content, test plans, and automated test infrastructure.
  • Debug silicon failures across logic, timing, power, and system interactions.
  • Correlate silicon results with pre-silicon simulation, emulation, and formal results.
  • Work with design, DFT, and product engineering teams to drive root cause and fixes.
  • Capture silicon learnings that feed back into Voltai's models and verification flows.

What We’re Looking For

  • 5+ years of post-silicon validation or bring-up experience.
  • Hands-on lab experience with oscilloscopes, logic analyzers, JTAG, and debug tools.
  • Strong Python and C/C++ for test automation.
  • Experience with high-speed interfaces (PCIe, DDR, Ethernet, or similar).
  • Systematic debug skills across hardware and software.

Bonus Points

  • Experience with silicon characterization and yield.
  • Background in pre-silicon verification.
  • Interest in AI-assisted design tools.
PythonC++
E
Chip Architect
Palo Alto, CA
Engineering
E
Synthesis & Static Timing Analysis (STA) Engineer
Palo Alto, CA
Engineering
E
Low-Power Design Engineer
Palo Alto, CA
Engineering
See all roles at Voltai →
A
Principal Post-Silicon Validation Engineer
Astera Labs San Jose, CA
Engineering
$207K–$230K
K
Senior Post-Silicon Validation Engineer
K2 Space Corporation Los Angeles, CA
Engineering
$170K–$250K
S
Principal Post-Silicon Validation Engineer
SambaNova Systems San Jose, CA
Engineering
$180K–$255K
4
Evaluation, Validation & Simulation Engineer
42dot Sunnyvale, CA
Engineering
$145K–$210K
See all Engineering roles →

Interested in this role?

Apply directly on the company site — no recruiter middleman, no account required.

Apply now →
Apply on company site